S/N 09/785,006

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

JUL 0 6 2001 Applicant:

Aaron M. Schoenfeld

Examiner: Evan P. Pert

Seral No.:

09/785,006

Group Art Unit: 2813

ADEM Tiled:

February 16, 2001

Docket: 303.259US3

Title:

GRINDING TECHNIQUE FOR INTEGRATED CIRCUITS

RESPONSE TO RESTRICTION REQUIREMENT AND AMENDMENT

Commissioner for Patents Washington, D.C. 20231

In response to the Restriction Requirement mailed June 8, 2001, Applicant elects, without traverse, Group I (claims 11-25). Applicant respectfully cancels remaining claims 26-34 (Group II) without prejudice, reserving the right to reintroduce their subject matter them in a divisional application at a later date.

IN THE CLAIMS

Please add new claims 35-43:

35. (New) A semiconductor die comprising:

a first planar surface having circuitry thereon;

a second planar surface opposite the first planar surface;

one or more perimeter edges disposed between the first planar surface and the second planar surface; and

at least one perimeter edge having two or more offset planar edges, where the planar edges are substantially transverse to the first planar surface and the second planar surface.

36. (New) The semiconductor die as recited in claim 35, wherein each planar edge has an entirely flat, smooth surface.

37. (New) The semiconductor die as recited in claim 35, wherein the semiconductor die has a substantially rectangular shape.

3

٠

17